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1 INTRODUCTION 
Designing integrated circuits for biomedical applications has gained significant attention in 
healthcare industry. Nowadays, long term patient monitoring and home-based tele-monitoring 
systems are significantly attractive. Small size, light weight and extended life time battery is a 
primary need in such devices. Hence, low-power microelectronic circuits are essential tool for 
the development of the battery powered and battery less implantable/wearable medical devices. 
Big efforts have been exerted towards minimizing the power consumption of the modern 
portable, wearable and implantable electronics. Three main technologies are used for high 
performance low-voltage low-power IC design i.e. BiCMOS, SOI (silicon on insulator), and 
bulk CMOS technology. In the past three decades, the bulk CMOS technology has 
continuously embraced the field of modern integrated circuits industry. Bulk CMOS 
technology is less expensive than BiCMOS and SOI technologies and offers high performance, 
high density and low-power dissipation. Moreover, the possibility of scaling down the 
transistor feature size gives this technology significant importance in integrated circuit design. 
Scaling down the MOST feature size enables more devices integration into a single chip. 
Nowadays, the electronic chips become very complicated containing billions of transistors. 
That increases the chip functionality and reduces the cost of large variety of integrated circuits 
and systems. If the overall chip function brought about system-level integration, then this chip 
is usually termed as System-On-Chip (SoC). SoCs become smarter than ever before and 
nowadays they are considered the key chips in electronic systems such as portable or wearable 
medical devices, smart phones, wireless smart terminals, multi-media terminals, wireless 
sensor networks, wearable healthcare monitoring devices and so on [1]. However, challenges 
accompanying such high density of integration emerge such as high power dissipation, 
overheating and limited battery life time. In order to suppress the increment in power 
consumption of the system, the nominal power supply voltage VDD has generally been reduced 
in each new process generation. On the other hand, the supply voltage reduction is important 
while scaling down the transistor feature size, in order to secure the transistor from breaking 
down and ensure the device function and reliability. However, the threshold voltage VT cannot 
be decreased by the same ratio as the supply voltage. Since the static power Pstatic is dependent 
exponentially upon the threshold voltage. The inconsistent decrement of the threshold and 
supply voltages while scaling down the transistor’s feature size imposes tight constraints on 
analog signal designers. Thus, promising unconventional CMOS techniques have revealed to 
overcome this problem. A detailed study of these techniques is presented in the next chapter.  
Eventually, from the aforementioned discussion it can be concluded that high performance 
low-voltage (LV) low-power (LP) CMOS circuits with wide input common-mode voltage 
range are primary need for designing and developing portable, wearable, and implantable 
biomedical devices. 
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2 UNCONVENTIONAL CMOS TECHNIQUES FOR LOW-
VOLTAGE LOW-POWER ANALOG CIRCUIT DESIGN 
Minimizing the power consumption and reducing the supply voltage become essential 
demands in modern portable electronic devices and battery-powered implantable and wearable 
biomedical devices. Since LV LP operation either prolongs the battery life time or/and 
decreases device’s size using a smaller battery. Designing reliable analog circuits run under 
ultra-LV LP conditions with extended input and output voltage ranges is one of the most 
critical challenges facing the circuit designers. Unconventional MOS transistors i.e. BD, FG, 
QFG, BD-FG, and BD-QFG have revealed as promising techniques to achieve high 
performance LV LP analog circuits. Utilizing these techniques the threshold voltage of the 
conventional MOS transistor is reduced or even removed. Hence, the signal headroom is 
extended and the device performance is improved with LV LP circuits.  
In spite of that the BD, FG, and QFG techniques offer design simplicity with high 
performance LV LP operation, some drawbacks come with these techniques. Mainly, the 
reduction of the transconductance which leads to reduced gain bandwidth and increased input 
referred noise. On the other hand, FG and QFG MOSTs can’t process DC signals and they 
compensate larger area on chip due to their control gates capacitances. Hence, as it was 
clarified previously, new techniques BD-FG and BD-QFG have been proposed to overcome 
these drawbacks. In addition to their LV LP operation capability, BD-FG and BD-QFG 
MOSTs enable AC and DC signals processing. Moreover, they enjoy higher transconductance 
value near to the transconductance value of the GD-MOST, higher bandwidth and smaller 
input referred noise. The main parameters of the unconventional CMOS techniques are 
clarified and also summarized in table 2.1 to make them reachable [2, 3].  
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Table 2.1: Comparison study of the unconventional CMOS techniques. 
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3 DISSERTATION OBJECTIVES AND RESULTS 
The main objective of this dissertation is to design, analyze, and simulate high performance 
ultra-LP LV analog circuits using the unconventional LV LP CMOS techniques. The circuits 
introduced in this work are suitable to be utilized in the portable and wearable electronic devices 
such as biomedical applications. This chapter of the thesis presents attractive novel CMOS 
structure based on unconventional CMOS techniques for numerous active elements with their 
applications to design analog filters and rectifier. 
3.1 Operational transconductance amplifier OTA 
3.1.1 Study of three ultra-LV LP OTAs based on BD, FG, and QFG 
techniques 
To illustrate the implementation principle of BD-, FG-, and QFG-MOST techniques in analog 
circuit design, these techniques are used to build three LV LP Miller OTAs. The BD, FG, and 
QFG OTAs are shown in Fig. 3.1 (a), (b), and (c), respectively. 
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Fig. 3.1: LV LP Miller OTA based on: a) BD-MOST, b) FG-MOST, and c) QFG-MOST. 
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In Fig. 3.2 the frequency responses for each OTA are depicted; as well the GBW, the gain and 
the phase values at the unity gain frequency are shown. The CMOS structures which are 
presented in this section are already published in Radioengineering journal [2] with impact factor 
equals to 0.687. 
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Fig. 3.2 : Frequency response of the OTA based on: a) Bulk-driven transistor, b) floating-gate transistor, and c) 
quasi-floating-gate transistor. 
3.1.2 Ultra-LV LP BD-QFG operational transconductance amplifier and 
its application in diode less rectifier 
3.1.2.1 Ultra-LV LP BD-QFG OTA 
The CMOS internal structure of the ultra-LV LP BD-QFG OTA is shown in Fig. 3.3. 
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Fig. 3.3: The internal structure of BD-QFG OTA. 
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The AC gain and phase responses of the BD-QFG OTA with 3 pF load capacitance are 
shown in Fig. 3.4.  
 
 
 
 
 
 
 
 
 
 
 
Fig. 3.4: Frequency response of BD-QFG OTA. 
 
Fig. 3.5: DC transfer characteristic and voltage error of the BD-QFG OTA. 
3.1.2.2 BD-QFG OTA based diode-less precision rectifier 
Diode-less half wave rectifier based on BD-QFG OTA is shown in Fig. 3.6. This circuit is 
acting as winner take all (WTA) circuit. 
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Fig. 3.6: BD-QFG half wave rectifier. 
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It is worth mentioning that the same configuration shown in Fig. 3.6 could be used as full–
wave rectifier just by applying -Vin (an identical signal of Vin shifted 180°) to Voff terminal. 
The diode-less half wave precision rectifier was simulated using BD-QFG OTA shown in Fig. 
3.3. The supply voltage of ± 0.3 V and the bias current of Ibias = 5 μA for OTAs were used. The 
circuit consumes 26.8 µW. Fig. 3.7 shows the transient response of the output waveforms for 
input signal of 15 kHz and amplitudes from 50 mV to 125 mV with step of 25 mV. Hence, the 
rectifier is capable to rectify a wide range of amplitudes. To demonstrate the temperature 
performance of the rectifier, Fig. 3.8 shows the output waveforms of the proposed rectifier at 
temperatures of 0 °C, 27 °C and 100 °C at 10 kHz frequency. It can be seen that the proposed 
circuit provides excellent temperature stability without any compensation technique. 
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Fig. 3.7: Transient analysis of output waveforms with 15 
kHz and various amplitudes of the input signal. 
Fig. 3.8: Output waveforms at different temperatures. 
It is worth mentioning here that the CMOS structure of the OTA and its application in diode-
less rectifier are already published in Advances in Electronics Journal [4]. 
3.1.3 Ultra-low-power tunable transconductor and its application to 
realize Gm-C filter  
3.1.3.1 Ultra-LP tunable transconductor 
The internal CMOS structure of the transconductor is shown in Fig. 3.9. The terminal (Set) is 
connected to a resistor Rset for tuning the effective transconductance value gm of the circuit. The 
variable resistor Rset can be realized either by passive resistor or by voltage- controlled resistance 
based on simple CMOS transistor. This circuit has been simulated using 0.18 µm CMOS process 
in PSpice environment. The used supply voltage is VDD= -VSS= 300 mV, the bias current Ibias= 
1µA and the total power consumption is 4.9 µW.  The DC curves of the output current IOut versus 
voltage VIn+ when VIn-= 0 mV are clarified in Fig. 3.10, with stepping Rset from 100 kΩ to 1 MΩ 
with 100 kΩ step.   
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Fig. 3.9:  MOS internal structure of the tunable transconductor. 
 
Fig. 3.10: DC curves of the output current versus input voltage for different values of Rset. 
3.1.3.2 Second order Gm-C universal filter based on BD transconductor 
The second order universal transconductor-capacitor filter (Gm-C filter) is shown in Fig. 3.11. 
The filter can provide low pass (LPF), high pass (HP), and band pass (BP) functions.  
 
Fig. 3.11: Second order Gm-C filter. 
The frequency responses of the voltage gains of the filter are presented in Fig. 3.12 using 
C1=C2=50 pF with Rset1=Rset2=1 MΩ. It is obvious that this filter can provide low pass, high pass 
and band pass functions. 
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Fig. 3.12: The frequency response of the second order Gm-C filters. 
The CMOS internal structure of the proposed tunable transconductor and its application in 
second order Gm-C filter are available in the proceedings of the 22nd conference STUDENT 
EEICT 2016 [5]. 
3.2   Ultra-low-voltage low-power current conveyor transconductance 
amplifier and its application in universal filters 
3.2.1 Novel ultra-LV LP BD-QFG CCTA 
The schematic symbol of the CCTA is depicted in Fig. 3.13. The function of the Rset which is 
connected to terminal “Set” is similar as what was discussed in section 3.1.3.1. 
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Fig. 3.13: Schematic symbol of the CCTA. 
The MOS internal structure of the proposed BD-QFG CCTA is depicted in Fig. 3.14. To 
prove the performances of the proposed CCTA, the simulations are carried out using PSpice 
simulation program. The LV LP CCTA circuit was employed in CMOS using the 0.18 µm 
CMOS process. All the simulations are performed using extremely low supply voltage of ±0.3 V 
and bias current Ibias=5 µA. The frequency responses of the current gain IZ/IX and voltage gain 
VX/VY are depicted in Fig. 3.15. The AC simulation of the voltage gain is performed using 
capacitive load of 0.1 pF. The low frequency current and voltage gains are equal to unity and the 
-3dB bandwidths is about 40 and 52 MHz, respectively. In order to verify the transconductance 
gm tunability in a wide linear range, The DC curves of the output current IO versus voltage VZ are 
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clarified in Fig. 3.16, with stepping Rset from 80 kΩ to 320 kΩ with 40 kΩ step. 
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Fig. 3.14: MOS internal structure of the proposed CCTA. 
 
Fig. 3.15: Frequency responses of the current IZ/IX 
and voltage gain VX/VY.  
Fig. 3.16: DC curves of the output current IO versus 
voltage VZ for various values of Rset. 
The most important performance features of the proposed BD-QFG CCTA are summarized in 
Table 3.1. The proposed work is compared with CMOS structures of CCCCTA presented in [6, 
7]. It is notable from Table 3.1 that FOM1 for BD-QFG CCTA is the highest, which confirms the 
extremely low-voltage operation capability. Moreover, FOM2 of our proposed circuit is 83% 
which is significantly high. Consequently, the effectiveness of the BD-QFG technique is proved. 
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Table 3.1: Performance comparison of BD-QFG CCTA with other CCTAs based on GD technique. 
parameters proposed work [6] [7] 
Technology [µm] 0.18 0.35 0.35 
Power supply [V] ±0.3 ±1.5 ±1.5 
Power consumption [µW] 34 899 532.93 
Input current linear range [µA] -8.5 to 8.5 -700 to 700 -Ibias to Ibias 
Input voltage linear range [mV] -250 to 250 – – 
-3dB bandwidth VX/VY [MHz] 52 4120 495.67 
-3dB bandwidth IZ/IX [MHz] 40 333.48 1360 
gm range [µA/V] 1-40 280-1000 4.56-250 
FOM1=(VT/VDD)*100 % 66 25 25 
FOM2= (Vin.max/VDD)*100 % 83 – – 
3.2.2 Single-input and multiple-output (SIMO) universal filter 
The CCTA-based SIMO universal filter is shown in Fig. 3.17.  
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Fig. 3.17: SIMO universal filter using BD-QFG CCTA. 
The simulated result for the HP, LPF and BP filter characteristics is shown in Fig. 3.18. For 
this result, the natural frequency (fo) and the power consumption of 3.069 kHz and 123 W are 
obtained, respectively.  
Fig. 3.19 shows the dependence of the 3
rd
 Intermodulation distortion (IMD) of the BP filter on 
two input signals amplitudes. For this purpose two closely spaced tone of f1= 2.9 kHz and f2= 3.1 
kHz were used with equal input signal amplitudes applied simultaneously at the input of the 
filter. It is evident that the 3
rd
 IMD is below 1% for the input signals up to 1.2 µA (peak). 
It is worth mentioning here that the proposed CMOS structure of the CCTA and its 
applications in MISO and SIMO universal filters are already published in Indian Journal of Pure 
& Applied Physics [8] with impact factor equals to 0.766. 
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Fig. 3.18: Simulated HP, BP and low-pass current    
frequency responses.  
Fig. 3.19: Dependence of the 3
rd
 IMD of the BP filter 
on input current amplitudes. 
3.3 Ultra-low-voltage low-power bulk-driven Z copy-current controlled-
current differencing buffered amplifier and its application in biquad 
filter 
3.3.1 Ultra-low-voltage low-power ZC-CC-CDBA  
The schematic symbol of the ZC-CC-CDBA and its equivalent circuit are depicted in Fig. 
3.20 (a) and (b), respectively.  
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Fig. 3.20: ZC-CC-CDBA: (a) schematic symbol, (b) equivalent circuit. 
The MOS internal structure of the proposed ZC-CC-CDBA is depicted in Fig. 3.21. All the 
simulations are performed for IBias=3 µA, IB=4 nA with an extremely low voltage supply of 0.65 
V. The DC curves Iz,zc versus In and Ip are depicted in Fig. 3.22. Thanks to utilizing enhanced BD 
current mirror, the proposed circuit offers high linearity of Iz versus In and Ip with extremely low 
current offset less than 0.05 µA. The frequency response of the voltage gain Vw/Vz is clarified in 
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Fig. 3.23. The AC simulation is performed using capacitive load of 1pF. The cutoff frequency is 
11.18 MHz with unity gain at low frequencies. 
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Fig. 3.21: The proposed MOS structure of the ZC-CC-CDBA. 
Fig. 3.22: DC curves Iz, Izc versus Ip and In.   Fig. 3.23: AC curve of the voltage gain VW/VZ. 
3.3.2 ZC-CC-CDBA based ultra-LV LP biquad universal filter 
A current mode universal filter based on ZC-CC-CDBA is introduced in this section to 
confirm the functionality of the proposed circuit. The multi-function current mode filter is 
depicted in Fig. 3.24.  
The frequency responses of the current gains of the filter are presented in Fig. 3.25 for Rload=1 
Ω. It is obvious that this filter can provide low pass, band pass and high pass functions 
simultaneously, without any change in the circuit topology. 
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Fig. 3.24: Current mode biquad filter based on ZC-
CC-CDBA. 
Fig. 3.25: Frequency response of the proposed filter. 
The proposed CMOS structure of the ZC-CC-CDBA and its application in universal current 
mode filter are already published in International Journal of Electronics and Electrical 
Engineering [9]. 
3.4 Low-voltage low-power bulk-driven analog median filter 
3.4.1 Low-voltage low-power BD-LTA/WTA circuit description 
The symbol of the proposed BD-LTA/WTA circuit is presented in Fig. 3.26 (a). The CMOS 
structure of the BD-LTA and BD-WTA are shown in Fig. 3.26 (b) and (c), respectively. 
The proposed BD-LTA/WTA circuits were designed and simulated using Cadence platform 
with triple-well 0.18 μm CMOS process. The voltage supply of the BD-LTA/WTA is ±0.25 V 
and the power consumption is 2.48 µW. The transient response of the BD-LTA and BD-WTA 
are shown in Fig. 3.27 (a) and (b), respectively. The amplitudes and the frequencies of the input 
signals are set to 200mV/ 3 kHz and 200mV/ 1 kHz. It is evident that the output voltage 
Vmin/Vmax follows the minimum/maximum input voltage. Moreover, the wide range of the input 
voltage swing which is close rail-to-rail can be observed. The used load capacitance at x terminal 
is 20 pF. 
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Fig. 3.26: a) symbol BD-LTA/WTA, b) Proposed CMOS structure of BD-LTA, c) Proposed CMOS structure of 
BD-WTA. 
 
(a)                                                                             (b) 
Fig. 3.27: Simulated transient response of the: (a) BD-LTA, (b) BD-WTA. 
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3.4.2 Ultra-low-voltage median filter circuit 
The structure of the proposed analog median filter circuit is depicted in Fig. 3.28. The output 
voltage of median filter circuit can be expressed by:  
)},min(),,min(),,max{min(),,max(),,( 1331213min2min1min321 inininininininininmed VVVVVVVVVVVVV                 (3.1) 
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Fig. 3.28: Median filter circuit using BD-LTA and BD-WTA circuits. 
Fig. 3.29 shows histogram of the input referred offset voltage of the median filter, determined 
on the basis of Monte Carlo process/mismatch analysis. This histogram proves acceptable low 
circuit sensitivity to transistor mismatches and process variations. It can be observed that the 
highest input offset voltage equals to 2.34 mV.  
 
Fig. 3.29: Monte Carlo simulation result of the input referred offset voltage. 
The time response of the output voltage Vmed of the median filter is shown in Fig. 3.30. The 
median filter was excited with triangular, trapezoidal and sine wave inputs Vin1, Vin2 and Vin3, 
respectively. It is evident that the output voltage Vmed follows the median value of the inputs. 
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Fig. 3.30: Simulated transient response of the median filter. 
Fig. 3.31 shows the FF, SS, FS, SF, and TT corners of the transient response of the median 
filter. The overlapped curves indicate the high performance of the circuit under various operation 
conditions.  
 
Fig. 3.31: Corner analysis of the transient response of the median filter. 
The presented CMOS structures in this section with their application to realize median filter 
are already published in AEU - International Journal of Electronics and Communications [10] 
with impact factor equals to 0.601.  
3.5 A fully balanced four-terminal floating nullor for ultra-low-voltage 
analog signal processing applications 
The conventional FTFN is equivalent to an ideal nullor and its nullor model and circuit 
symbol are shown in Fig. 3.32 (a), and (b). The electrical symbol of FBFTFN can be shown in 
Fig. 3.32 (c) and the port relations of ideal FTFTFN can be characterized as: 
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Fig. 3.32: FTFN: a) nullor model, b) circuit symbol, c) FBFTFN. 
 
The CMOS implementation for the proposed BD-QFG FBFTFN is shown in Fig. 3.33 The 
circuit has eight terminals, plus and minus x-, y-, z- and w-terminals and consists of two parts. 
First is the main circuit of the proposed FBFTFN as shown in Fig. 3.33 (a) and second one is the 
common-mode circuit that used to obtain fully balanced output voltages, as shown in Fig. 3.33 
(b).  
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(b) 
Fig. 3.33: Proposed BD-QFG FBFTFN; a) CMOS structure, b) common-mode feedback circuit. 
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Fig. 3.34 shows the magnitude and phase responses of the BD-QFG FBFTFN when the 
differential input Vxp-Vyp is applied by signal and the differential output Vzp-Vzn is measured. 
From this figure, a differential open-loop gain was 85 dB and unity gain frequency was 0.8 MHz. 
The power consumption was 9.4 µW.  
 
(a)                                                                        (b) 
Fig. 3.34: Open-loop transfer characteristics of proposed BD-QFG FBFTFN: a) magnitude response, b) phase 
response. 
3.5.2 Application examples using BD-QFG FBFTFN 
3.5.2.1 Fully balanced voltage-mode band-pass Sallen-Key filter 
To confirm workability of the proposed BD-QFG FBFTFN, BD-QFG FBFTFN-based fully 
balanced voltage-mode Sallen-Key low-pass filter has been presented as shown in Fig. 3.35. 
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Fig. 3.35: Fully balanced voltage-mode band-pass Sallen-Key filter. 
The Sallen-Key band-pass filter was simulated using the proposed BD-QFG FBFTFN in Fig. 
3.33 as an example design, the filter was designed with R1 = R2 = 800 k, R3 = 900 k, R4 = 
100 k and C1 = C2 = 59 pF. The simulated frequency response of the Sallen-Key band-pass 
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filter is shown in Fig. 3.36. The dependence of the 3
rd
 IMD of Sallen-Key band-pass filter on two 
input signals amplitudes is illustrated in Fig. 3.37. It can be seen that the 3
rd
 IMD is below 4 % 
for the input signals up to 25 mV (peak). 
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Fig. 3.36: Simulated response of band-pass Sallen-
Key filter. 
Fig. 3.37: Dependence of the 3
rd
 IMD of band-pass 
Sallen-Key filter on input amplitudes. 
3.5.2.2 Fully balanced three-input, single-output voltage-mode universal 
filter 
To confirm the workability of the proposed BD-QFG FBFTFN, it has been used to realize 
universal biquadratic filter as shown in Fig. 3.38. This circuit is developed from the universal 
filter by [11]. 
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Fig. 3.38: Fully balanced three-input, single-output voltage-mode universal filter. 
Fig. 3.39 (a) shows the simulated magnitude responses of the low-pass, band-pass and high-
pass and band-stop filters when the filter was designed using R1 = R2 = 800 k and C1 = C2 = 
200 pF. The center frequency with fo = 1 kHz and voltage gain of 4.9 dB were respectively 
obtained. Fig. 3.39 (b) shows the simulated magnitude and phase responses of the all-pass filter. 
It can be confirmed that the proposed BD-QFG FBFTFN can be applied to analog signal 
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processing circuits such as filters. In this case, the simulated power consumption of filter shown 
Fig. 3.38 was 18.9 W.  
 
(a)                                                                           (b) 
Fig. 3.39: a) Simulated magnitude responses of low-pass, band-pass and high-pass and band-stop filters, b) 
simulated magnitude and phase responses of all-pass filter. 
Fig. 3.40 (a) shows the output waveform of all-pass filter with voltage gain of 4.2 dB when 
input was applied by 50 mV (peak) and 1 kHz. The variation of the output harmonic distortion of 
all-pass filter on input amplitude signal at 1 kHz was summarized in Fig. 3.40 (b). It can be 
noticed that the THD was about 0.61 % when the input amplitude signal was increased to 60 mV 
(peak) and after that it will be rapidly increased. 
 
(a)                                                                                  (b) 
Fig. 3.40: Simulated transient response of all-pass filter: (a) input and output waveforms, (b) THD variations on 
input voltage amplitude. 
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3.5.2.3 Sixth-order low-pass filter 
A sixth-order low-pass filter using the proposed BD-QFG FBFTFN as active elements will be 
presented. Fig. 3.41 shows a second-order low-pass filter using BD-QFG FBFTFN as active 
elements that used for realize the proposed sixth-order low-pass filter using the cascade 
approach. To obtain a sixth-order low-pass filter, three second-order filter sections are required.  
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Fig. 3.41: Fully balanced current-mode second-order low-pass filter. 
Fig. 3.42 shows the simulated response of sixth-order low-pass filter which was designed by 
cascading of second-order low-pass building block in Fig. 3.41. To obtain this result, the 
parameters are tabulated in Table 3.2. In this design, equal-capacitors and gain of 2 were 
assumed while resistor-values R1 and R2 were designed to obtain various values of the quality 
factor Q.  
 
Fig. 3.42: Simulated sixth-order low-pass response. 
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Table 3.2: Passive values of sixth-order low-pass Butterworth filter. 
Second-order low-pass filter Value 
Stage 1 (FSF=1.000, Q=0.5177, k=2)  R1 = 107.2 k, R 2 = 800 k, C1 = 130 pF, 
C2 = 130 pF, R3 = R4 = 500 k 
Stage 2 (FSF=1.000, Q=0.7071, k=2) R1 = 400 k, R 2 = 800 k, C1 = 180 pF, 
C2 = 180 pF, R3 = R4 = 500 k 
Stage 3 (FSF=1.000, Q=1.9320, k=2) R1 = 2.986 M, R 2 = 800 k, C1 = 115 pF, 
C2 = 115 pF, R3 = R4 = 500 k 
Note: FSF is the frequency scaling factor, Q is the quality factor. 
From Fig. 3.42, the cut-off frequency of 1 kHz and the current gain of 26 dB were obtained. 
The simulated power consumption was 28.2 W. It should be noted that if Bessel filter is 
needed, the parameters FSF and Q can be changed to obtain the Bessel characteristic. 
From all applications, it can be confirmed that FTFN is a versatile active building block, 
because both voltage-mode and current-mode signal processing circuits are obtained. Moreover, 
when the proposed BD-QFG FBFTFN is capable to work in sub-volt area, ultra-low-voltage and 
low-power signal processing applications can be obtained. 
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4 CONCLUSION 
Recently, the battery life time is considered as one of the most important issues in continuous 
time portable electronics and battery-powered/-less implantable and wearable biomedical 
devices. Hence, great attention must be paid towards low-power low-voltage circuit design. 
Circuits operate with low-power consumption is paramount  not only for prolonging the battery 
life time, but also to ensure device reliability and to prevent overheating caused by increasing 
components density per unit area. Moreover, high performance low-voltage input stage is crucial 
for enhancing the input common-mode voltage range of the circuit. Therefore, the main objective 
of this dissertation was to design, analysis, and simulate high performance ultra-LP LV analog 
circuits using the unconventional CMOS techniques.  
The dissertation consists of 4 chapters; throughout the first chapter I clarified the importance 
of the ultra-LV LP circuit design for implantable, wearable, and portable biomedical devices. 
Besides, I discussed the advantages and challenges of the CMOS technology for LV LP analog 
circuit design. Moreover, I clarified the aims of the dissertation. To demonstrate the most 
important features, advantages, and disadvantages of the unconventional CMOS techniques i.e. 
BD, FG, QFG, BD-FG, and BD-QFG MOST, I provided a detailed study of their characteristics 
in the second chapter of the dissertation.  
In the third chapter, I utilized the unconventional CMOS techniques to design various active 
elements i.e. BD OTA, FG OTA, QFG OTA, BD-QFG OTA, BD tunable transconductor, BD-
QFG CCTA, BD ZC-CC-CDBA, BD WTA, BD LTA, and BD-QFG FBFTFN. Moreover, to 
verify the workability of the proposed circuits, I employed them to realize various analog signal 
processing applications i.e. diode-less rectifier based on BD-QFG OTA, second order Gm-C 
universal filter based on BD tunable transconductor, MISO and SIMO universal filters based on 
BD-QFG CCTA, biquad universal filter based on BD ZC-CC-CDBA, and analog median filter 
based on BD WTA/LTA. Moreover, Based on FBFTFN I realized three different filters i.e. Fully 
balanced voltage mode band pass Sallen-key filter, fully balanced voltage mode three-input 
single-output universal filter, and sixth-order low pass filter. I performed the simulation of the 
designed circuits and their applications using OrCAD PSpice simulator. However, I performed 
the simulations of the WTA, LTA and median filter circuits in Cadence environment. In both 
simulation programs, I obtained the results using 0.18 μm CMOS technology. The results of the 
simulations show attractive LV LP performance for both active elements and their applications. 
Besides the introduced LV LP filters are able to operate at low frequencies. Therefore, The 
circuits introduced in this work are very suitable to be utilized in LV LP applications such as 
bioelectronics, biosensor, buttery powered biomedical systems and biomedical devices powered 
by energy harvested from the human body/environment.  
With respect to above mentioned discussions it is declared that aims of this thesis were 
fulfilled. 
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The proposed circuits and outcomes of the doctoral thesis have been published in different 
national and international conferences and journals. 
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Abstract 
This doctoral thesis deals with designing ultra-low voltage (LV) low power (LP) 
analog circuits utilizing the unconventional CMOS techniques. Battery powered 
medical devices such as; long term physiological monitoring, portable, 
implantable, and wearable systems need to be small and lightweight. Besides, long 
life battery is essential need for these devices. Thus, low power integrated circuits 
are always paramount in such biomedical applications. Recently, unconventional 
CMOS techniques i.e. bulk-driven (BD), floating-gate (FG), quasi-floating-gate 
(QFG), bulk-driven floating-gate (BD-FG) and bulk-driven quasi-floating-gate 
(BD-QFG) MOS transistors (MOSTs) have revealed as effective devices to reduce 
the circuit complexity and push the voltage supply of the circuit towards threshold 
voltage of the MOST.  
In this work, the most important features of the unconventional CMOS 
techniques are discussed in details. These techniques have been utilized to perform 
ultra-LV LP CMOS structure of several active elements i.e. Operational 
Transconductance Amplifier (OTA) based on BD, FG, QFG, and BD-QFG 
techniques;  Tunable Transconductor based on BD MOST; Current Conveyor 
Transconductance Amplifier (CCTA) based on BD-QFG MOST;   Z Copy-Current 
Controlled-Current Differencing Buffered Amplifier (ZC-CC-CDBA) based on BD 
MOST; Winner Take All (WTA) and Loser Take All (LTA) based on BD MOST; 
Fully Balanced Four-Terminal Floating Nullor (FBFTFN) based on BD-QFG 
technique. Moreover, to verify the workability of the proposed structures, they 
were employed in several applications. The performance of the proposed active 
elements and their applications were investigated through PSpice or Cadence 
simulation program using 0.18 μm CMOS technology. 
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Abstrakt 
Tato disertační práce se zabývá navržením nízkonapěťových, nízkopříkonových 
analogových obvodů, které používají nekonvenční techniky CMOS. Lékařská 
zařízení na bateriové napájení, jako systémy pro dlouhodobý fyziologický 
monitoring, přenosné systémy, implantovatelné systémy a systémy vhodné na 
nošení, musí být male a lehké. Kromě toho je nutné, aby byly tyto systémy 
vybaveny baterií s dlouhou životností. Z tohoto důvodu převládají v 
biomedicínských aplikacích tohoto typu nízkopříkonové integrované obvody. 
Nekonvenční techniky jako např. využití transistorů s řízeným substrátem (Bulk-
Driven “BD”), s plovoucím hradlem (Floating-Gate “FG”), s kvazi plovoucím 
hradlem (Quasi-Floating-Gate “QFG”), s řízeným substrátem s plovoucím hradlem 
(Bulk-Driven Floating-Gate “BD-FG”) a s řízeným substrátem s kvazi plovoucím 
hradlem (Bulk-Driven Quasi-Floating-Gate “BD-QFG”), se v nedávné době 
ukázaly jako efektivní prostředek ke zjednodušení obvodového zapojení a ke 
snížení velikosti napájecího napětí směrem k prahovému napětí u tranzistorů MOS 
(MOST).   
V práci jsou podrobně představeny nejdůležitější charakteristiky nekonvenčních 
technik CMOS. Tyto techniky byly použity pro vytvoření nízko napěťových a 
nízko výkonových CMOS struktur u některých aktivních prvků, např. Operational 
Transconductance Amplifier (OTA) založené na BD, FG, QFG, a BD-QFG 
techniky;  Tunable Transconductor založený na BD MOST; Current Conveyor 
Transconductance Amplifier (CCTA) založený na BD-QFG MOST; Z Copy-
Current Controlled-Current Differencing Buffered Amplifier (ZC-CC-CDBA) 
založený na BD MOST; Winner Take All (WTA) and Loser Take All (LTA) 
založený na BD MOST; Fully Balanced Four-Terminal Floating Nullor (FBFTFN) 
založený na BD-QFG technice.  Za účelem ověření funkčnosti výše zmíněných 
struktur, byly tyto struktury použity v několika aplikacích. Výkon navržených 
aktivních prvků a příkladech aplikací je ověřován prostřednictvím simulačních 
programů PSpice či Cadence za použití technologie 0.18 μm CMOS.
  
